Low leakage Architecture of Static Random Access Memory using LECTOR Technique

SonamRathore, Asst.Prof .Vijay Yadav, Dr. Rita Jain

Department of Electronics and Communication, LNCT, Bhopal, India, rathore.005sonam@gmail.com, Ph.-8982119817

Abstract—The integrated circuits that have memories, a major share of total circuit power is required by the memory architecture of the circuit. With the day-to-day changing circuit designs, the need to store increasing amount of processing data has resulted in the growing memory size in an integrated circuit. Most of the memory data remains un-altered during the memory data handling operation. The stored data is thus affected by the sub-threshold leakage power / current that leads to the degradation of data signal quality. The data integrity is maintained using a feedback path / architecture in SRAM memory architecture. Still, the amount of power loss due to leakage contributes a major part of the total power loss of the integrated circuit. This loss increases with the decrease in the physical feature size of the component / transistors. A low power system offers the benefits like device portability, long battery life, good performance criteria, etc. Today's increasing data handling require more random access memory to process the dynamic data and hence more power. Various SRAM architectures and its Design techniques are proposed in previous work. SRAM low power design using Sleepy Stack Transistor for is proposed by S.Lakshmi Narayan et al [1]. Dynamic Threshold and Stand-by Voltage leakage reduction technique is presented by Yashwant Singh and D. Boolchandani in [2]. Power reduction using Power Gating is shown by AdreaCalimera et al [3]. Static Power Reduction Techniques for Asynchronous circuits is given by Carlos Ortega, Jonathan Tse and RajitManohar in [4]. These are some suggested techniques that can offer a solution towards low power in the design of SRAM architecture. In the present work, we have used leakage control transistor technique called LECTOR to modify the design of SRAM architecture to reduce the leakage current and hence the leakage power. The absence of requirement of control circuit for the operation of leakage control transistor in this technique is the major advantage of LECTOR technique over the other available leakage current reduction techniques. The proposed design is simulated on 90nm CMOS fabrication technology using Microwind Tool.

Keywords— Address Decoder, CMOS, Dynamic Power, Leakage Control Transistor, Load Line Capacitance, Memory Array, SRAM, Subthreshold Leakage Current, Threshold Voltage, Microwind.

INTRODUCTION

The basis requirement of any Integrated Circuit is high speed and low power processing of the data signals to perform the desired execution. The minimization of feature size plays an important role in increasing the performance of integrated circuits. But the feature minimization inversely affects the percentage of leakage current when compared to the total current requirement of the circuit. The main causes of the dissipation of power are: 1) short-circuit current, 2) load capacitance charging and discharging current, and 3) transistor leakage current in the sub-threshold operating condition. The data value transition activity during memory data processing is the main cause of short circuit power dissipation. There are various proposed techniques to reduce the short circuit current dissipation but at the cost of extra control and monitoring circuit. This additional circuit further contributes in the dissipation of power. The improving semiconductor processing techniques have made it possible to reduce the size of memories leading to a higher density of memory elements per square unit of area. This has also contributed in decreasing the power dissipation by reducing the load charging and discharging current due to smaller size of the parasitic capacitance of the load capacitors. The leakage current is more effective in deep sub-micron technologies. A number of leakage reduction techniques for CMOS based transistor level design and techniques have been proposed in previous works like leakage lector techniquefor CMOS circuits by H. Narender and R. Nagarajan[5], SonamRathore[6], P. Verma and R. A. Mishra[7] and B. Dilip et al[8]. The previously proposed design techniques are Transistor stack based low leakage approach by M. C. Johnson et al[9], sleeper keeper technique for leakage reduction by S. H. Kim and V. J. Mooney[10], Resource allocation and binding approach by C. Gopalakrishnan and S. Katkoori[11], scaling of stack for leakage reduction by S. Narendra et al [12], gate level design modification for low power CMOS by J. P. Halter and F. Najm [13], etc. Multiple Threshold Transistor Design Technique is proposed by V. Sundarajan and K. K. Parhi [14], Q. Wang and S. Vrudhula [15]. Gated-Clock based low power design is referenced as proposed by J. Shinde and S. S. Salankar [16], M. D. Powellet al[17]. Various proposed techniques provide benefits with respect to specific design application.

LECTOR TECHNIQUE IN CMOS CIRCUIT DESIGN

Lector approach to reduce leakage current is based on the effective stacking of transistors between the supply voltages to the ground voltage. In Lector approach two leakage control transistors are introduced between the conventional pull-up and pull-down logic circuits of a functional block. For example, the conventional CMOS NAND Gate circuit is shown in Fig-1 and the Lector based CMOS NAND Gate circuit is shown in Fig-2. The wiring configuration in the Lector approach ensures that one of the two leakage control transistors is always near its cut-off region of operation irrespective of the input voltage. The Lector follows the concept that, "a state with more than one transistor OFF in a path between supply and ground voltage is less leaky than a state with only one transistor OFF between any supply and ground path". Thus the lector approach leads to a current limited resistive path between the supply voltages to reduce the leakage power dissipation through the lector circuit.



Fig -1: Conventional CMOS NAND Gate Circuit



Fig -2: Lector CMOS NAND Gate Circuit

CONVENTIONAL 6-T SRAM MEMORY ARCHITECTURE

The conventional architecture of SRAM Cell has 6-transistors. It is shown in Fig-3. At deep sub-micron scale the leakage power of SRAM circuit is comparatively high as compared to the other operational circuits. The concept of SRAM architecture is based on the stabilization of logic values to maintain its existence against any current or power loss with the ease of data modification using two feedbacks coupled CMOS Inverters. The output terminals of the two inverters act as internal load lines of the SRAM cell to store the memory data bit value on one of the internal load line and its complement logic value on the other internal load line.



Fig -3: Architecture of SRAM 6-T Cell

www.ijergs.org

Write Operation- The logic data bit to be written in a SRAM cell is provided on the BL_pos and its complement logic value is provided on BL_neg. The WL input is provided a logic high pulse on NMOS data access transistors to enable the transfer of charge from the data lines (BL_pos and BL_neg) to the SRAM cell internal circuit. The duration of pulse should be more than the duration in which the charge on BL_pos and BL_neg should get shared by the SRAM internal load lines to store the desired logic value in the SRAM cell.

Read Operation- To read the data from the SRAM cell, logic high values are set on BL_pos and BL_neg. The WL input is provided a high pulse to enable the sharing of charge between the data lines, BL_pos and BL_neg, and the internal load lines. The data line (BL_pos or BL_neg) connected to the cell internal load line with logic value'1' will not show any change in the logic value after sharing of charge because of the same voltage on both the data lines. Whereas, the other data line will be affected by a small change in its voltage value after sharing the charge with the cell internal load line. Since the current driving capacity of the cell is very low, the change sharing will have a small voltage change effect when logic '0' at the internal load line is shared with the logic '1' of the data line. This voltage difference developed in the load lines is measured using the sense amplifier circuit to know the logic value that is stored in the cell.

PROPOSED SRAM ARCHITECTURE USING LECTOR TECHNIQUE

The architecture of SRAM 6-T cell is the basic architecture for all SRAM architectures. The proposed SRAM architecture of SRAM using leakage control transistors (Lector) technique is shown in Fig-4. The modified design has leakage control transistor pairs connected to the cell internal load lines. The output to the internal load lines is taken from in-between the two transistors of each of the pair of the leakage control transistor. This approach introduces 4-transistors in the existing SRAM architecture. The connection of transistors is shown in Fig-4. The voltage on each of the internal load line will be a constant voltage for a particular memory data in an application, one of the two transistors of the leakage control configuration will remain in its cutoff state leading to a control over the leakage current.



Fig -4: Architecture of SRAM Cell using Lector



Fig -5: Block Diagram of SRAM Array with control Logic

128-bit SRAM Array: An array of SRAM cells require some additional circuit blocks for its operation. These additional blocks mainly include Row Decoder, Column Decoder, Read-Write Control Logic, Output Sense Logic. The architecture of 128-bit array and control circuit block using Lector is shown in Fig-5.

The Row Decoder logic enables a particular row for performing the operation of data read from array or data write in to the array. A Similar logic is used to enable a particular row or more than one rows to enable a single SRAM cell or multiple cells respectively. Fig-6 shows Row Decoder connection with the 128-bit memory array of the proposed Lector based design. The array has 8x16 bit memory

capacity. The internal circuit connections for desired control of the Row Decoder are shown in Fig-7. The input 'E' is used to enable a particular Row. Inputs A,B,C, represent the 3-bit encoded address. Z1, Z2, ...Z8 represent the address lines that are connected to one of the row of the array.

						- 14	рб 15	∎p8 ∩β	ор7 П7	Прв Ппв	pB nB	вр10 По 10	0 _{p11}	□p12 □n12	p13	0 _{p14}	⁰ p15 n15	P16
						Len i	₽=ſ'n	↓ ₽=∩h	↓=∩	∎=m	∎=∏n	↓ E⊓n			, ∎=n		i 🖣	╷┊ <mark>╷</mark> ╞
																		╞╴╫╹╴
															til.			
			•+	↓↓	╺┺╤┨		•==[]	· ₽=D	↓ <u>↓</u>	•=	╺┺╤	•=	• ₽	++[]		•+		╎╺╋╤
RWEN								1 En	1 En	1 En		. En			Len		- Lin	
A2							l l⊔ ⊢⊓-											└──┤┘┘┶╾╓
- AU	Z4 77 21	, , ,					TT-				_₩		_ T				_¶₽	μŢ
		n n n			•++					•			₩			•†1	計	╎╷╋╇
				ι.		H I		I ⊨∏	I∏II	I=∏			In the second	H.				
			╶┼╫╴	╶┼╟╴┤	┼╫╴	╫╴	╎└╌╎╴		┼╟╴┼	┼╟╴	┼╫╴		╶┼╟╧┤		┼╟╴			╞╼╂╝╴
			· · · · ·				- U					<u>.</u> .					_[]	

Fig -6: Architecture of SRAM Cell using Lector



Fig -7: Address Decoder Circuit for 8-Address Length

Address Enable (E)	Address (A B C)	Output (Z1 Z2 Z3 Z4 Z5 Z6 Z7 Z8)
0	XXX	00000000
1	000	$1\ 0\ 0\ 0\ 0\ 0\ 0$
1	001	0100000
1	010	0010000
1	011	00010000
1	100	00001000
1	101	00000100
1	110	0000010
1	111	0000001

 Table -1: Truth Table of 8-bit Address Decoder

The truth-table of Row Decoder is shown in Table-1. For Enable, E='0', none of the row of the array is enabled for Read / Write operation. For E='1', the address value from the inputs A-B-C is decoded to enable a particular address Row.





The Read-Write Control Logic sets the voltages on the BL_pos and BL_neg load lines to enable the Date Read and Data Write operations depending on the value of the RWsel control input. In the proposed design of Read-Write control logic block, the control logic performs Read operation for RWsel='1' and Write operation for RWsel='0'. The architecture of the Read-Write Control Logic for a single column output is shown in Fig-8.

SIMULATION AND RESULT

The date Read and Write operational waveform result obtained during waveform simulation is shown in Fig-9.



Fig -9: Simulation Waveform of Read-Write Bit operation

The proposed design is simulated using Microwind Tool [18] on multiple deep sub-micron fabrication technologies. The comparison of the proposed design performance with the conventional design is shown in Table-2. Power reduction of the Lector based design at 90nm fabrication technology is \sim 13%. It can be concluded from the simulation results that the percentage reduction in the power consumption is decreases as simulation is performed towards deep sub-micron technologies.

Technology	Power Con	% Decrease in Power		
recimology	Conventional design			
50nm	6.416 uW	5.037 uW	22.5	
90nm	46.827 uW	40.634 uW	13.3	
120nm	73.5 uW	59.73 uW	17.7	
180nm	196 uW	103.00 uW	47.5	

Table -2: Power Consumption Simulation Result

www.ijergs.org

ACKNOWLEDGMENT

The authors wish to thank Dr.. Rita Jain (HOD, Department of Electronics and Communication Engineering, LNCT, Bhopal, India) and Piyush Jain (Director ITDTC, Bhopal, India) for sharing technical ideas in line with the proposed work.

CONCLUSION

Memory hardware are very important and mandatory part of all real time processing hardware in the present world of emerging electronic applications. So, a power efficient design is always an expectation of fabrication technology from the hardware designers. The proposed work is an attempt to give an option in the same direction. The area overhead of Lector based design can be compromised with the reduction in power consumption of the SRAM circuit. Further, the existing techniques can be improved in future works in accordance with the day-by-day advancing fabrication methodologies to obtain more improved performance of the memories and other operational circuits.

REFERENCES:

- [1] S.Lakshmi Narayan, ReebaKorah and N.Krishna Kumar, "A Novel Sleepy Stack 6-T SRAM Cell Design for Reducing Leakage Power in Submicron Technologies", IEEE International conference on Communication and Signal Processing, April 2013, India.
- [2] Yashwant Singh and D. Boolchandani, "SRAM Design for Nanoscale Technology with Dynamic Vth and Dynamic Standby Voltage for Leakage Reduction", 978-1 -4799-1 607-8, IEEE 2013.
- [3] AdreaCalimera, Enrico Macii and Massimo Poncino "Power-Gating: More than Leakage Savings" IEEE Transaction on VLSI 2011.
- [4] Carlos Ortega, Jonathan Tse and RajitManohar "Static Power Reduction Techniques for Asynchronous circuits" IEEE Symposium on Asynchronous Circuits and system 2010
- [5] H. Narender and R. Nagarajan, "LECTOR: A technique for leakage reduction in CMOS circuits", IEEE trans. on VLSI systems, vol. 12, no. 2, Feb. 2004.
- [6] SonamRathore, "Low leakage power SRAM design using lector technique in various CMOS technology", IJARCCSE Volume 4, Issue 6, June 2014.
- [7] P. Verma, R. A. Mishra, "Leakage power and delay analysis of LECTOR based CMOS circuits", Int'l conf. on computer &communication technology ICCCT 2011.
- [8] B. Dilip et al, / (IJCSIT) International Journal of Computer Science and Information Technologies, Vol. 3 (3), 2012, 4127-4130 "Design of Leakage Power Reduced Static RAM using LECTOR".
- [9] M. C. Johnson, D. Somasekhar, L. Y. Chiou, and K. Roy, "Leakage control with efficient use of transistor stacks in single threshold CMOS," IEEE Trans. VLSI Syst., vol. 10, pp. 1-5, Feb. 2002.
- [10] S. H. Kim and V. J. Mooney, "Sleepy Keeper: a new approach to low-leakage power VLSI design," IFIP, pp. 367-372, 2006.
- [11]C. Gopalakrishnan and S. Katkoori, "Resource allocation and binding approach for low leakage power," in Proc. IEEE Int. Conf.VLSI Design, Jan. 2003, pp. 297–302.
- [12] S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. P. Chandrakasan, "Scaling of stack effect and itsapplication for leakage reduction," Proc. IEEE ISLPLED, pp. 195–200, Aug. 2001.
- [13] J. P. Halter and F. Najm, "A gate level leakage power reduction method for ultra-low power CMOS circuits," in Proc. IEEE CustomIntegrated Circuits Conf., 1997, pp. 475-478.
- [14] V. Sundarajan and K. K. Parhi, "Low power synthesis of dual threshold voltage CMOS VLSI circuits," Proc. IEEE ISLPED, pp. 139–144, 1999.
- [15] Q. Wang and ,S. Vrudhula, "Static power optimization of deep submicron CMOS circuits for dual VT technology," in *Proc. ICCAD*, Apr. 1998, pp. 490–496.
- [16] J. Shinde and S. S. Salankar, "Clock Gating A power optimizing technique for VLSI Circuits", India Conference Annual IEEE, 2011.
- [17] M. D. Powell, S. H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "Gated-Vdd: A circuit technique to reduce leakage in deepsubmicron cache memories," in Proc. *IEEE ISLPED*, 2000, pp. 90-95.
- [18] www.microwind.com