# Multilevel Inverters for High Power Applications with Improved Power Quality Using Lesser Number of Switches

<sup>1</sup>Ramyakrishnan.P.V, <sup>2</sup>Ramakrishnaprabhu.G, <sup>3</sup>Muhammed Ramees M K P, <sup>3</sup>Greeshma.N.G

<sup>1</sup>PG Scholar, VinayakaMission's Kirupananda Variyar Engineering College, Salem, Tamilnadu

<sup>2</sup>Assistant Professor, Vinayaka Mission's Kirupananda Variyar Engineering College, Salem, Tamilnadu

<sup>3</sup>Assistant Professor, SreeNarayana Guru College of Engineering & Technology, Payyannur, Kerala

E-mail- ramyakrish.727@gmail.com<sup>1</sup>

**Abstract** - In this paper a new three- phase multi-level inverter topology is proposed. With the increasing requirements for high power at high power quality, such a converter is inevitable. The major advantages of the proposed topology are improved power quality and lesser number of switches. This leads to lesser complexity of the control circuitry, reduction in switching harmonics and reduction in the cost. Also here the number of voltage sources required is very less compared to conventional methods. This method gives THD of output voltage about 3%. Output of the proposed three phase 31-level inverter has been verified by MATLAB simulation results.

Keywords-H-bridge, Multi-level inverter, cascading, pwm technique, power quality, Total Harmonic Distortion (THD).

#### **I.INTRODUCTION**

Power converters are spreading technology for handling high power applications [5] in different field of growth and development of electric power utilization. They are widely being used in manufacturing, automotive traction, industrial applications etc. These power converters should possess high output power quality, high efficiency and low cost.

The conventional converter topologies were two level voltage source inverters [7] and current source inverters [6] with new high rating semiconductor devices. These high rating new semiconductor devices are very costly as well as difficult in fabrication and development. With technical advancements new topologies with traditional low rating semiconductor devices [4] are introduced. These topologies are known as multi-level converters. Now multi-level converters are being used with higher and higher levels like – 3-levels, 4-levels etc. up to even 13-level have been reached. They are able to handle about 30 MW with high voltage output and cheaper semiconductor devices. The most noticeable drawbacks of such converters are complex circuits for controlling the switching devices and the losses due to larger number of switching devices. This leads to introduction of harmonics into the supply as well as load.

The proposed method is a three phase 31-level inverter with reduced number of switches. Hence the complex circuitry and switching losses are reduced. Also being of higher level, they possess advantages like high power quality, reduction in harmonics and lesser electromagnetic interference [14].

In this paper the next section will present the multilevel converter background and their features, characteristics and drawbacks. The third section will deal with the proposed topology of three phase 31-level inverter. The fourth and fifth sections will deal with simulation and simulation result analysis respectively. And finally with the future scope the paper is concluded.

#### www.ijergs.org

#### II. MULTI-LEVEL INVERTER BACKGROUND

There are so many methods for combining semiconductor devices to form multilevel topologies. Some of them are cascaded H-bridge multilevel inverter [9], neutral clamped multilevel inverter [8], flying capacitor type inverter [11] and most recent cross switched multilevel inverter with reduced number of switches [10].

A simple 3-phase, 3-level cascaded inverter topology is discussed here. It consists of 36 switching devices and 9 dc sources. During switching of these switches there will be a high switching loss which may reduce the overall efficiency of the system as well as introduce harmonics into the supply system.




Fig.1 3-phase 3-level cascaded H-bridge inverter

Another advanced topology, cross switched multi-level inverter [10] is shown in the fig. 2 which consists of 12 switches and 5 dc source for one phase of the 3-phase 11-level inverter. In this method the power losses are lesser compared to the previous topologies, but not as low as in the proposed topology.




Fig. 2 One leg of 3-phase 11-level cross switched inverter

Figure 3 and figure 4 show two more multilevel inverter topologies. Here, even though the numbers of switches are less compared to the conventional methods, the number of switches is much greater in comparison with the proposed topology. The ladder type multi-level inverter [15] in figure 3 consists of "n", number of switching devices for n-level output. In figure 4, an n-level staircase type inverter topology requires 2n-2 number of switching devices




Fig. 3 Ladder Topology




Fig. 4 Staircase topology

## **III. PROPOSED TOPOLOGY**

The basic building block of the proposed topology is derived from H-bridge. The proposed method is a modified H-bridge topology [3]. Compared to the conventional H-bridge cascaded multi-level inverter topology [9], the modified H-bridge requires lesser number of switches. Hence the control circuitry becomes less complicated and cheaper. Here a 3-phase 31-level modified H-bridge, derived from a 7-level inverter is presented [1]. As the number of level increases the output wave form becomes more and more smooth. And hence the harmonics introduced in the supply systems and the loads are reduced [12]. This leads to improved power quality and power factor. One phase of the 3-phase proposed inverter is given in fig. 5. It consists of only 10 switches and 4 dc sources.




Fig.5. One phase of the 3-phase 31-level inverter

Here four switches and two dc sources are added to the conventional, two level H-bridge inverter to get the 31-level modified Hbridge inverter. In this method peak value of the output voltage waveform is obtained as VL2+VR2. Here VL2 and VR2 are source voltages. The total cost of the proposed method can be reduced because the magnitudes of the voltage sources required are low. As seen from figure 5 it is clear that simultaneous turn ON of SL1 and SL2 or SR1 and SR2 will lead to short circuiting of the dc sources. So this should be taken care of while selecting the switching sequence. Similarly simultaneous turn ON of Sa and Sb should be avoided. PWM scheme [2] is used for switching. Table 1 shows the excitation table of the switches and the corresponding output voltage levels. In table.1, the notation '1' stands for ON and '0' stands for OFF condition of the switch.

#### www.ijergs.org

#### TABLE I

Switching sequences and	corresponding output	t voltage levels of t	he proposed 31-leve	l inverter phase-R
8 1			I I I I I I I I I I I I I I I I I I I	r r r r

No	SL1	SL2	SL3	SL4	SR1	SR2	SR3	SR4	Sa	Sb	Vo
1	1	0	1	0	1	0	1	0	1	0	0
2	1	0	0	1	0	1	0	1	0	1	Vdc
3	0	1	0	1	1	0	0	1	0	1	2Vdc
4	1	0	0	1	1	0	0	1	0	1	3Vdc
5	0	1	1	0	0	1	0	1	0	1	4Vdc
6	1	0	1	0	0	1	0	1	0	1	5Vdc
7	0	1	1	0	1	0	0	1	0	1	6Vdc
8	1	0	1	0	1	0	0	1	0	1	7Vdc
9	0	1	0	1	0	1	1	0	0	1	8Vdc
10	1	0	0	1	0	1	1	0	0	1	9Vdc
11	0	1	0	1	1	0	1	0	0	1	10Vdc
12	1	0	0	1	1	0	1	0	0	1	11Vdc
13	0	1	1	0	0	1	1	0	0	1	12Vdc
14	1	0	1	0	0	1	1	0	0	1	13Vdc
15	0	1	1	0	1	0	1	0	0	1	14Vdc
16	1	0	1	0	1	0	1	0	0	1	15Vdc
17	0	1	1	0	1	0	1	0	_1_	0	-Vdc
18	1	0	1	0	0	1	1	0	1	0	-2Vdc
19	0	1	1	0	0	1	1	0	1	0	-3Vdc
20	1	0	0	1	1	0	1	0	1	0	-4Vdc
21	0	1	0	1	1	0	1	0	1	0	5Vdc
22	1	0	0	1	0	1	1	0	1	0	-6Vdc
23	0	1	0	1	0	1	1	0	1	0	-7Vdc
24	1	0	1	0	1	0	0	1	1	0	-8Vdc
25	0	1	1	0	1	0	0	1	1	0	-9Vdc
26	1	0	1	0	0	1	0	1	1	0	-10Vdc
27	0	1	1	0	0	1	0	1	1	0	-11Vdc
28	1	0	0	1	1	0	0	1	1	0	-12Vdc
29	0	1	0	1	1	0	0	1	1	0	-13Vdc
30	1	0	0	1	0	1	0	1	1	0	-14Vdc
31	0	1	0	1	0	1	0	1	1	0	-15Vdc

In the proposed method dc source VL1 is designed for Vdc, VL2 for 5Vdc, VR1 for 2Vdc and VR2 is designed for 10Vdc as per the general topology for N-level modified H-bridge [1]. According to the general topology for N-level modified H-bridge. Number of sources = 2n(1)

Number of output voltage levels N =  $2^{(2n+1)} - 1$ (2) Number of switches = 4n + 2(3) (4)

Voltage source VL1 = Vdc

www.ijergs.org

Voltage source VL2 = $5$ Vdc	(5)
Voltage source VR1 = $2$ Vdc	(6)
Voltage source VR3 = $10$ Vdc	(7)

Where 'n' is the number of sources in the left half of the circuit diagram and Vdc is the voltage level of first step from the zero level.

# IV. SIMULATION DIAGRAM OF 3-PHASE 31-LEVEL INVERTER






Fig.6. Simulation diagram of 3-phase 31-level inverter

In figure 6 there are three sub systems R,Y and B. All these subsystems are of the basic 31-level modified H-bridge. Here for simulation Vdc is selected as 15V, so that each step of the out put voltage will vary with 15V. During simulation, for each phase the PWM [13] reference sinusoidal waveform taken is  $120^{\circ}$  displaced with each other. So that the out put waveform of each phase will be displaced from each other by $120^{\circ}$ . Through a multiplexer the three waveforms are brought out with respected to same axis.

# **V. SIMULATION RESULTS**

Figure 7 shows the MATLAB simulation out put voltage waveforms with 15 positive voltage levels,15 negative voltage levels and 1 zero voltage level, which constitutes a total of 31 steps in each phase. Here we can see that the waveforms are having less distortion from ideal sine wave. And the current waveforms in Fig.8are more closer to a pure sine wave. This indicates least introduction of harmonics into the supply. THD for out put currents are shown in Fig.9.and that for voltages are shown in Fig.10.






www.ijergs.org

957

will be very low. From the harmonic specrum of figure 10.a, it is clear that voltage magnitude for fundamental frequency is 229V, where as that for higher frequencies are very small of the order of 0.3V and below. Also it is observed that the even harmonics are almost absent, which indicates the symmetry of the sinusoidal out put waveform. This will give confirmation of the advantage of least THD value of the proposed method.



FFT analysis FFT analysis FT analysis THD= 2.69% 0.36 0.

#### Fig.10b Output voltage harmonic spectrum for Y-phase.




Fig.10c Output voltage harmonic spectrum for B-phase.

#### **VI.** CONCLUSION

In this paper the inverter topology for generating 31-level output voltage waveform has been proposed with the added advantage of lesser number of switches, which leads to reduced harmonics, improved efficiency and improved power factor. More over the control

circuitry became less complicated as the number of switches became lesser. Also the design steps are less complex, as there is a

general topology for the proposed method. Based on the generalised method higher levels of multilevel inverters can be designed in

future. In literature survey the proposed topology was compared with other topologies which had highligted the advantages of

proposed method over the conventional methods. The performance accuracy of the proposed three phase 31-level inverter circuit had been verified using MATLAB simulation.

## REFERENCES

- JeslineNaveena .A, B.Ramraj, "An Advanced Topology for Cascade Multi-levelInverter Based on Developed H-Bridge", *International Journal of Engineering Research and General Science* Volume 2, Issue 6, October-November, 2014 ISSN 2091-2730.
- [2] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "BA new multilevel PWM method: A theoretical analysis", *IEEE Trans. Power Electron*, vol. 7, pp. 497–505, Jul. 1992.
- [3] S. Alilu, E. Babaei, and S. B. Mozafari, "A new general topology for multilevel inverters based on developed H-bridge," in *Proc. PEDSTC*, Tehran, Iran, 2013, pp. IR-113–IR-118.
- [4] Dr.P.S.Bimbra,"Power Electronics", Khanna Publishers, Delhi, Fourth Edition, 2010.
- [5] Jose' Rodri'guez, Senior Member IEEE, Leopoldo G. Franquelo, Fellow IEEE, SamirKouro, Member IEEE, Jose' I. Leo'n, Member IEEE, Ramo'n C. Portillo, Student Member IEEE, Ma A' ngelesMarti'nPrats, Member IEEE, and Marcelo A. Pe'rez, Member IEEE, "Multilevel Converters: An Enabling Technology for High-Power Applications", Proceedings of the IEEE | Vol. 97, No. 11, November 2009.
- [6] M.D.Singh,K.B.Khanchandani, "Power Electronics", McGraw Hill Education(India) Private Limited, New Delhi, Electrical and Electronics Engineering Series, Second edition, 2007.
- [7] Ned Mohan, Tore.M.Underland, Riobbins"Power Electronics, converters, applications and design." Wiley India Private Limited. Media Enhanced Third edition, 2006.
- [8] S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4794–4804, Nov. 2013.
- [9] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," *IEEE Trans. Ind. Appl.*, vol. 57, no. 8, pp. 2605–2612, Aug. 2010.
- [10] M. FarhadiKangarlu and E. Babaei, "Cross-switched multilevel inverter: An innovative topology," *IET Power Electron.*, vol. 6, no. 4, pp.642–651, Apr. 2013.
- [11] K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuationsuppression methods of floating capacitors in a new modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1943–1954, May 2013.
- [12] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 655–667, Feb. 2012.
- [13] W. K. Choi and F. S. Kang, "H-bridge based multilevel inverter using PWM switching function," in *Proc. INTELEC*, 2009, pp. 1–5.
- [14] S. Y. R. Hui, L. M. Lee, H. S.H. Chung, Y. K. Ho, "An Electronic Ballast with Wide Dimming Range, High PF, and Low EMI," *IEEETransactions on Power Electronics*, Vol. 16, No. 4, pp. 465-472, 2001.
- [15] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Trans. Ind.* Electron., vol. 59, no. 2, pp. 655–667, Feb. 2012