# Design of Modified Carry Select Adder for Addition of More Than Two Numbers 

Jasbir Kaur ${ }^{1}$ and Lalit Sood ${ }^{2}$<br>Assistant Professor, ECE Department, PEC University of Technology, Chandigarh, India ${ }^{1}$<br>PG Scholar, Electronics (VLSI Design), PEC University of Technology, Chandigarh, India ${ }^{2}$<br>jasbirkaur@pec.ac.in ${ }^{1}$ and lalitsood3@gmail.com ${ }^{2}$


#### Abstract

Due to rapidly growing system-on-chip industry, not only the faster units but also smaller area and less power has become a major design constraint for VLSI community. Further, demand for high speed is continuously increasing. In processors, most commonly used arithmetic operation is the addition operation. It is the adder delay that determines the maximum frequency of operation of the chip. Different topologies have been put forward, each providing trade-off between different performance parameters and as such no design is considered as superior. Carry select adder is considered to be best in terms of speed and provide compromise between ripple carry adder and carry look-ahead adder, but to a lesser extent at the cost of its area. In this paper, a modified carry select adder is designed that can add up to five 16 -bit numbers with the help of compressors by following basic carry select addition procedure which is efficient to increase its speed of operation. This design is simulated using Cadence Tool.


Keywords- VLSI, High Speed, Ripple Carry Adder, Carry Look ahead Adder, Carry Select Adder, Modified Carry Select Adder, Cadence Tool.

## I. INTRODUCTION

Due to the rapid growth of portable electronic component the low power arithmetic circuits become very important in VLSI industry. Multiplier-Accumulator (MAC) unit is the main building block in DSP processor. Full Adder is a part of the MAC unit can significantly affect the efficiency of whole system. Hence the reduction of power consumption of Full Adder circuit is necessary for low power application. Carry Select Adder are used for high speed application by reducing propagation delay. The basic operation Carry Select Adder (CSLA) is parallel computation. CSLA generates many carriers and partial sum [3]. The final sum and carry are selected by multiplexers (mux). Multiple pairs of Ripple Cary Adders (RCA) are used in CSLA structure. Hence, the CSLA is not area efficient.

This paper proposes the design of modified carry select adder which has two main features. One is this adder follows the basic procedure of carry select addition that increases speed of operation. Second is the compressors used for addition operate simultaneously and are independent of previous stage outputs that also contribute in increased speed of multiplication.

This paper is partitioned into six sections. Section II describes the conventional method for addition. Section III gives introduction to modified carry select adder. Section IV deals with design of modified carry select adder. Section V compares the results of proposed adder with conventional one. Conclusions and references follow.

## II. CONVENTIONAL ADDER

The basic algorithm for addition of five numbers, $P, Q, R, S$ and $T$ makes use of the associative property of addition. That is, if 'Sum' can be written as sum of $P, Q, R, S$ and $T$, then $S u m=P+Q+R+S+T$ can be written in a number of ways. Few examples are given below:

$$
\text { Sum }=(P+Q)+(R+S)+T ;
$$

or

Sum $=P+(Q+R)+(S+T) ;$
or

Sum $=(P+Q+R)+(S+T) ;$

Or
... (a number of such combinations)

The terms on the right hand side can be readjusted and grouped together as per requirement. An addition algorithm finds a simple way to allow a simple calculation of the addends.

A bit-wise addition of five different 16-bit binary numbers using conventional method can be described with the help of Table 1. The schematic diagram for conventional adder is shown in Figure 1.

Table 1: Bit-wise addition of five 16-bit numbers using conventional method

| Bits to be added | Sum | Carry[0] | Carry[1] |
| :--- | :--- | :--- | :--- |
| P[0],Q[0],R[0],S[0], T[0] | Sum[0] | $\mathrm{C}_{0}[0]$ | $\mathrm{C}_{6}[1]$ |
| P[1],Q[1],R[1],S[1], T[1], $\mathrm{C}_{5}[0]$ | Sum[1] | $\mathrm{C}_{1}[0]$ | $\mathrm{C}_{6}[1]$ |
| P[2],Q[2],R[2],S[2], T[2], $\mathrm{C}_{1}[0], \mathrm{C}_{6}[1]$ | Sum[2] | $\mathrm{C}_{2}[0]$ | $\mathrm{C}_{2}[1]$ |
| $\mathrm{P}[3], \mathrm{Q}[3], \mathrm{R}[3], \mathrm{S}[3], \mathrm{T}[3], \mathrm{C}_{2}[0], \mathrm{C}_{6}[1]$ | Sum[3] | $\mathrm{C}_{3}[0]$ | $\mathrm{C}_{3}[1]$ |
| $\mathrm{P}[4], \mathrm{Q}[4], \mathrm{R}[4], \mathrm{S}[4], \mathrm{T}[4], \mathrm{C}_{3}[0], \mathrm{C}_{2}[1]$ | Sum[4] | $\mathrm{C}_{4}[0]$ | $\mathrm{C}_{4}[1]$ |
| $\mathrm{P}[5], \mathrm{Q}[5], \mathrm{R}[5], \mathrm{S}[5], \mathrm{T}[5], \mathrm{C}_{4}[0], \mathrm{C}_{3}[1]$ | Sum[5] | $\mathrm{C}_{5}[0]$ | $\mathrm{C}_{5}[1]$ |
| $\mathrm{P}[6], \mathrm{Q}[6], \mathrm{R}[6], \mathrm{S}[6], \mathrm{T}[6], \mathrm{C}_{5}[0], \mathrm{C}_{4}[1]$ | Sum[6] | $\mathrm{C}_{6}[0]$ | $\mathrm{C}_{6}[1]$ |
| $\mathrm{P}[7], \mathrm{Q}[7], \mathrm{R}[7], \mathrm{S}[7], \mathrm{T}[7], \mathrm{C}_{6}[0], \mathrm{C}_{5}[1]$ | Sum[7] | $\mathrm{C}_{5}[0]$ | $\mathrm{C}_{7}[1]$ |
| $\mathrm{P}[8], \mathrm{Q}[8], \mathrm{R}[8], \mathrm{S}[8], \mathrm{T}[8], \mathrm{C}_{7}[0], \mathrm{C}_{6}[1]$ | Sum[8] | $\mathrm{C}_{8}[0]$ | $\mathrm{C}_{8}[1]$ |
| $\mathrm{P}[9], \mathrm{Q}[9], \mathrm{R}[9], \mathrm{S}[9], \mathrm{T}[9], \mathrm{C}_{8}[0], \mathrm{C}_{7}[1]$ | Sum[9] | $\mathrm{C}_{9}[0]$ | $\mathrm{C}_{9}[1]$ |
| $\mathrm{P}[10], \mathrm{Q}[10], \mathrm{R}[10], \mathrm{S}[10], \mathrm{T}[10], \mathrm{C}_{9}[0], \mathrm{C}_{8}[1]$ | Sum[10] | $\mathrm{C}_{10}[0]$ | $\mathrm{C}_{10}[1]$ |
| $\mathrm{P}[11], \mathrm{Q}[11], \mathrm{R}[11], \mathrm{S}[11], \mathrm{T}[11], \mathrm{C}_{10}[0], \mathrm{C}_{9}[1]$ | Sum[11] | $\mathrm{C}_{11}[0]$ | $\mathrm{C}_{11}[1]$ |
| $\mathrm{P}[12], \mathrm{Q}[12], \mathrm{R}[12], \mathrm{S}[12], \mathrm{T}[12], \mathrm{C}_{11}[0], \mathrm{C}_{10}[1]$ | Sum[12] | $\mathrm{C}_{12}[0]$ | $\mathrm{C}_{12}[1]$ |


| $\mathrm{P}[13], \mathrm{Q}[13], \mathrm{R}[13], \mathrm{S}[13], \mathrm{T}[13], \mathrm{C}_{12}[0], \mathrm{C}_{11}[1]$ | Sum[13] | $\mathrm{C}_{13}[0]$ | $\mathrm{C}_{13}[1]$ |
| :--- | :--- | :--- | :--- |
| $\mathrm{P}[14], \mathrm{Q}[14], \mathrm{R}[14], \mathrm{S}[14], \mathrm{T}[14], \mathrm{C}_{13}[0], \mathrm{C}_{12}[1]$ | Sum[14] | $\mathrm{C}_{14}[0]$ | $\mathrm{C}_{14}[1]$ |
| $\mathrm{P}[15], \mathrm{Q}[15], \mathrm{R}[15], \mathrm{S}[15], \mathrm{T}[15], \mathrm{C}_{14}[0], \mathrm{C}_{13}[1]$ | Sum[15] | $\mathrm{C}_{15}[0]$ | $\mathrm{C}_{15}[1]$ |
| $\mathrm{C}_{15}[0], \mathrm{C}_{14}[1]$ | Sum[16] | $\mathrm{C}_{16}[0]$ | 0 |
| $\mathrm{C}_{16}[0], \mathrm{C}_{15}[1]$ | Sum[17] | $\mathrm{C}_{17}[0]$ | 0 |
| Carry out | $\mathrm{C}_{17}[0]$ | 0 | 0 |



Cadence Schematics, Copyright 1997-2006
Figure 1: Schematic diagram of Conventional Adder

## III. Introduction to Modified Carry Select Adder (MCSIA)

Modified Carry Select Adder is designed to add up to five 16-bit numbers. This MCSlA is made up of two components. First component is compressor that compresses five bits into two bits. Second component is carry select adder that generates the result by using ripple carry adders and multiplexers.

## A. Compressor

For compressing five bits into two bits, two compressors are used. One is 3:2 compressor and another one is 5:3 compressor.

## (i) 3:2 Compressor

3:2 Compressor is simply a full adder that adds three bits and generates two bit output as sum and carry [10]. The block diagram of 3:2 compressor is shown in Figure 2(a).


Figure 2(a): Block Diagram of 3:2 Compressor

## (ii) 5:3 Compressor

5:3 Compressor is made up of two full adders and one half adder. It is designed to add five bits and generates final sum of three bits [8]. The block diagram of 5:3 compressor is shown in Figure 2(b).


Figure 2(b): Block Diagram of 5:3 Compressor

## B. Carry Select Adder

Carry Select Adder (CSlA) architecture consists of independent generation of sum and carry i.e., Cin=1 and Cin=0 are executed in parallel [6]. Depending upon Cin, the external multiplexers select the carry to be propagated to next stage. Further, based on the carry input, the sum will be selected. Hence, the delay is reduced. However, the structure is increased due to the complexity of multiplexers [4].The architecture of $\mathrm{CS} l \mathrm{~A}$ is shown in Figure 3.


Figure 3: Block Diagram of CSlA

## IV. Design of Modified Carry Select Adder

This MCSlA takes five 16-bit numbers $\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S}$ and T as input and generates 18-bit sum and a carry. The architecture of MCSlA is shown step by step with the help of Figure 4(a), Figure 4(b), Figure 4(c), Figure 4(d) and Figure 4(e).

The schematic diagram for MCSlA is shown in Figure 5.


Figure 4(a): 16-bit 5:3 Compressor


Figure 4(b): Rearrangement of bits


Figure 4(c): 17-bit 3:2 Compressor


Figure 4(d): Basic Block of CSlA


Figure 4(e): Block Diagram of CSlA


Cadence Schematics, Copyright 1997-2006
Figure 5: Schematic Diagram of MCSlA

## V. Comparison

In this paper, the proposed modified carry select adder and conventional adder have been simulated using Cadence Tool. The comparison is done on the basis of basic parameters such as power consumption, speed of operation and area used. The comparative results of these two adders are shown in Table 2.

Table 2: Comparison between designed adder and conventional adder

| Paramet <br> er | \% increase/decrease for proposed adder as <br> compared to conventional adder |
| :--- | :--- |
| Power | $60.48 \%$ increased |
| Delay | $82 . .66 \%$ decreased |
| Area | $43.90 \%$ increased |

## VI. Conclusions

Different types of adder topologies are used for addition of binary numbers [1]. On comparing different adder topologies, it is found that carry select adder is the fastest one among other mostly used adders [2]. The carry select adder is modified to add up to five 16-bit numbers. This proposed adder is $82.66 \%$ faster than conventional adder. It can be used for high speed applications where area and power are not major issues.

## REFERENCES:

[1] R.Uma, Vidya Vijayan, M.Mohanapriya, and Sharon Paul, "Area, Delay and Power Comparison of Adder Topologies", International Journal of VLSI Design \& Communication Systems, vol.3, no.1, pp.153-168,Feb 2012.
[2] Jasbir Kaur, Lalit Sood, "Comparison Between Various Types of Adder Topologies", IJCST vnuno-ol.6, Issue 1, Jan-March 2015.
[3] Sarabdeep Singh, Dilip Kumar, "Design of Area and Power Efficient Modified Carry Select Adder", International Journal of Computer Applications, vol.33, no.3, pp.14-18,Nov 2011.
[4] Padma Devi, Ashima Girdher and Balwinder Singh, "Improved Carry Select Adder with Reduced Area and Low Power Consumption", International Journal of Computer Application, Vol 3.No.4, June 2010.
[5] G.Shyam Kishore, "A Novel Full Adder with High Speed Low Area", 2nd National Conference on Information and Communication Technology (NCICT) 2011 Proceedings published in International Journal of Computer Applications® (IJCA).
[6] Romana Yousuf and Najeeb-ud-din,"Synthesis of Carry Select Adder in 65 nm FPGA", IEEE.
[7] J. Gu, C. Chang (2003), "Ultra low voltage low power 4-2 compressor for high speed multiplications", Proceedings of IEEE International Symposium on Circuits and Systems", Vol. 5, pp. 321-324.
[8] K. Prasad, K.K. Parhi (2001), "Low power 4-2 and 5-2 compressors", Proceedings of $35^{\text {th }}$ Asilomar Conference on Signals, Systems and Computers, Vol. 1, pp. 129-133.
[9] C.-H. Chang, et. al., "Ultra low-voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic Circuits," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51, no. 10, pp. 1985-1997, oct. 2004.
[10] S. Veeramachaneni, et. al. "Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors," in VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on, jan. 2007, pp. 324-329

